


Isolation Technologies

- LOCOS \rightarrow why?
- Must prevent inversion in the field regions.
 - LOCOS is used as opposed to other isolations because of its smooth topography.

Consider the simplest alternative:




\rightarrow but in reality, topography will greatly limit what can be done


\Rightarrow Some of the problems due to topography:

① Lithography: PR step coverage problems + stepper focusing

② Stringers after anisotropic etching:




③ Metal step coverage problems:



\Rightarrow LOCOS solves all of these problems.

\Downarrow \Rightarrow But LOCOS introduces several problems of its own: (at least conventional semi-recessed LOCOS does)

① Bird's beak encroachment into active areas: for $0.5\text{--}0.6 \mu\text{m}$ F.O. $\rightarrow 0.5 \mu\text{m}$ /site encroachment
(thus, μm features would disappear!)



Channel widths are particularly limited by LOCOS encroachment:




Fig. 15.2

② Encroaching redistribution of channel-stop implant.


⇒ especially problematic w/ B → get oxidation-enhanced diffusion

→ implant dose must be heavy and deep

can cause high SiO₂-to-substrate junction capacitance & lower junction breakdown voltage

⇒ get narrow width effects due to channel-stop implant encroachment, as well

(See Fig. 15.1 again)



V_f raised due to high channel-stop implant concentration } ∵ the width is effectively reduced

⇒ partial solutions:

(i) high pressure oxidation (HIPOX): grow LOCOS @ low T → less diffusion of dopants


(ii) use Ge-B co-implant: B diffusivity lower in presence of Ge

(iii) use a Cl implant: oxide grows at a faster rate → less time-temperature
∴ smaller D_t.

③ Planarity of Locos becoming inadequate for submicron needs.

- ⇒ stepper lithography has problems focusing over excessive topography
- ⇒ the smaller the dimensions → the smaller the allowable topography

④ Thickness in closely spaced regions less than in open areas:



$$\text{For } d = 1.5 \mu\text{m} \rightarrow t_{F.O.} = 4000 \text{ \AA}$$

$$d = 0.8 \mu\text{m} \rightarrow t_{F.O.} = 2900 \text{ \AA}$$



⇒ caused by reduction in oxidants available in submicron openings.

⇒ minimum space (d) allowed: $0.75 \mu\text{m}$ for 5500 \AA -thick oxide

Advanced Semi-recessed Oxide LOCOS Isolation Processes

Question: Why the long bird's beak?


⇒ lateral diffusion of reactant under the nitride mask:



⇒ the finite pad oxide thickness allows lateral diffusion of reactants

⇒ w/o this oxide, there would be no bird's beak

So why the pad oxide? Why not get rid of it?



⇒ if deposit Si_3N_4 directly on SiO_2 , get stress cracks in the Si → degrades MOS transistors!

⇒ thus, need pad oxide:

$$t_{\text{pad oxide}} \sim 200 \text{ \AA} - 600 \text{ \AA}$$

as $t_{\text{Si}_3\text{N}_4} \uparrow \rightarrow \text{stress cracks} \uparrow$

yield ↓


MOS performance ↓

There are methods, however, by which the pad oxide thickness can be reduced:

① Polybuffered LOCOS

⇒ poly does not induce as much stress as nitride

⇒ use a poly-oxide layer to buffer against nitride stress



Problem: higher step → this is a problem

problem: doesn't reduce channel-stop implant encroachment


⇒ possible solution for submicron devices: grow thinner F.O. ($\sim 2200 \text{ \AA}$ -thick)

and implant heavier channel-stop doping conc.

→ ok for submicron, since heavier doping needed for punchthrough reduction anyway.

② Sealed-Interface Local Oxidation (SILCO)

Legend:
 nitride I oxide doped area resist
 nitride II



* LTO = low temperature oxide

Process:

① Form 100-200 Å nitride layer directly on Si by thermal nitridation or Si, or by CVD.
 by thermal nitridation of Si, or by CVD.
 → thin nitride layer reduces edge stress
 ↓ reduces top defects } 3-layer marking film

② LPCVD SiO_2 : 250-300 Å

③ LPCVD nitride: 1500-2000 Å film

④ Pattern 3-layer marking film via RIE
 → get some etching of Si

⑤ Grow F.O. → get some lateral encroachment of F.O. due to

⑥ channel-stop implant

Fig. 15.3

⇒ net result: very little lateral oxide growth → very little LOCOS encroachment

⇒ Bird's beak length $\sim 0.2 \mu\text{m}$ → caused by overetch into Si @ step ④

Summary:

Above two processes work due to less lateral oxide growth as pad oxide thickness ↓




Fig. 15.4

But both of the above processes also suffer from steps that are too abrupt

→ for submicron processes (where steppers are involved in lithography), such steps must be eliminated.

✓ Thus:

Fully Recessed Oxide LOCOS Isolation Processes

⇒ LOCOS process, but w/o the Bird's head

↳ decreased topography

→ less lateral oxide encroachment in some cases



Sidewall-Masked Isolation (SWAMI)

Fig. 15.5

process flow:

① Pad oxidation and LPCVD nitride as in conventional LOCOS process. [(a) in Fig. 15.5]

② Etch grooves into Si (usually via an orientation-selective silicon etch, such as KOH)

→ results in sidewall w/ 60° incline when starting wafer is $\langle 100 \rangle$

→ this reduces stress when growing F.O. → reduce edge defects

Edge defect generated at corner points
(high stress field point)

→ also, high field at corners for MOS devices → get lower Vt's if corner is too sharp → thus, get excessive leakage current ∴ it is necessary to round the corners!




Fig. 15.6

③ Grow second stress relief oxide.

④ Deposit second CVD nitride → conformally covers all strg.

⑤ Deposit CVD oxide → again, conformal coverage : [(b) in Fig. 15.5]

- ⑥ Anisotropic etch of H₂O/Si₃N₄/thermal SiO₂ layer down to Si in the field regions
 → Si₃N₄ remains over active areas and under oxide spacers. [(c) in Fig. 15.5]

- ⑦ Etch away oxide spacer (wet etch) [(d) in Fig. 15.5]

- ⑧ Channel-stop implant.


- ⑨ Grow field oxide → thin nitride sidewall (step) bonds up [(e) in Fig. 15.5]

- ⑩ Remove nitride/oxide layers. [(f) in Fig. 15.5]

Result: very planar isolation w/ excellent topography.


Problems: ① More complex than conventional LOCOS.

② Corner effects → V_t lowering at device edges
 → must round corners as much as possible



③ More corner effects: dislocations, defects

Self-Aligned Planar-Oxidation Technology (SPOT)



Process Flow:

- ① Standard LOCOS. [(a)]

- ② Isotropic oxide etch w/ buffered HF solution. [(b)]

- ③ Pad oxidation. → thinner than first nitride layer

- ④ LPCVD nitride → conformal deposition [(c)]

- ⑤ Anisotropic etch → new nitride shadowed by original LOCOS nitride. [(d)]

- ⑥ Channel-stop implant.

- ⑦ High pressure Field Oxidation @ 900 °C. [(e)]

low T → less channel-stop implant encroachment.

Problem: still get oxide encroachment!

Fig. 15.7


Fully Recessed Oxide (FURox)

Fig. 15.8

Process Flow:

- ① Minimum-encroachment LOCOS (using a method detailed previously, or using a nitridized oxide, as shown above)

[(a) + (b)]

Nitridization:

→
impedes Bird's beak
encroachment

- ① grow oxide
② 1200°C for 7 hrs. in NH_3

- ② Etch away the first field oxide. [(c)]

- ③ Grow 2nd pad oxide \rightarrow 100 Å.

- ④ LPCVD $\text{Si}_3\text{N}_4 \rightarrow 400 \text{ Å}$.

- ⑤ Channel-stop implant. [(d)]

- ⑥ Anisotropic etch of 2nd pad oxide and nitride (RIE). (Vertical oxide/nitride steps intact due to
[(e)] shadowing by 1st nitride.)

- ⑦ Grow field oxide [(f)]

Result: good planarity, defect-free, fully recessed oxide

Bird's beak $\sim 0.15 \mu\text{m}$
Isolation width $\sim 1.1 \mu\text{m}$

} for 7700 Å-thick F.O.

OSELO II




Fig. 15.9




Fig. 15.10

Process Flow:

- ① Standard Locos oxide/nitride mask layer formation and patterning \rightarrow 500 Å oxide, 2400 Å LPCVD nitride
- ② first channel-stop implant. \rightarrow (a)
- ③ 2nd LPCVD nitride \rightarrow 300 Å-thick.
- ④ LPCVD oxide \rightarrow 2000 Å-thick \rightarrow (b)
- ⑤ RIE 2nd oxide and 2nd nitride (anisotropic etch).
- ⑥ RIE Si \sim 0.2 μm deep. (oxide spacer serves as mask)
- ⑦ 2nd channel-stop implant. (in bottom of "trench") \rightarrow (c)
- ⑧ Wet etch remaining SiO_2 spacer. \rightarrow (d)
- ⑨ Grow 5500 Å of field oxide \rightarrow wet O_2 , 120 min. @ 1000 °C

Result: isolation length \sim 0.8 μm

effective isolation length \sim 1.3 μm

(Fig. 15.10)

Problem: Si is RIE etched \rightarrow sharp corners \rightarrow get dislocation defects during oxide growth

Trench Etch and Refill Isolation TechnologiesMain applications:

- ① Replacement of LOCOS for isolation of like devices within the same tub in CMOS. (shallow trench)
- ② Isolation of n-channel from p-channel devices → preventing latchup in CMOS. (moderate-depth to deep trench)
- ③ High packing density trench capacitors in DRAMs. (deep trench)

3 Trench categories:

- ① shallow → $< 1\mu\text{m}$ deep
- ② moderate-depth → $1-3\mu\text{m}$ deep
- ③ deep narrow → $> 3\mu\text{m}$ deep, $< 2\mu\text{m}$ wide

Main advantage: no LOCOS-induced bird's beak ∵ higher packing densityShallow Trench and Refill IsolationBuried-Oxide Isolation (BOX) -

- ⇒ much easier to implement than the deeper trenches → good for devices within the same tub
 ⇒ but much less effective against latchup ∵ must use another isolation method for latchup protection.

Process Flow: (unadjusted BOX flow)

- ① Anisotropic etch (RIE) → $0.5-0.8\mu\text{m}$ deep into Si substrate



- ② Deposit CVD oxide. → reduces dislocation defects.



- ③ Etch back → two options:

- (i) Apply double layer resist to planarize the surface (first layer removed), then etch back in etchant that etches PR and SiO_2 at same rate (usually an RIE) → (c),(d)




- (ii) Use chemical-mechanical polishing (CMP)




Problems w/ BOX Isolation -

- ① Void formation if CVD oxide is deposited in a trench narrower than $2\mu m$.




Solution: use higher temp CVD oxide
a slope the sidewalls a bit

- ② Inversion of Si at sidewall:




Solution: (i) shallow angle implant:



(ii) use doped oxide as diffusion source:


(pattern to get B diffusion only on p-side)



- ③ Varying field-oxide thickness over different areas (E.g., CVD oxide thicker over narrow areas than wider areas).

Solution: additional masking step

- ④ Overetch needed in the planarization step → creates corners in the Si gate poly → leads to high E-field regions → lower V_{t1} 's in MOS corners → leakage current



Solution: use an etch-stop ⇒ BOXES process:






Fig. 15.12

Moderately-Depth Trench Isolation for CMOS

\Rightarrow shallow epi layer and shallow trenches
(greatly reduces complexity of trench etch and refill)

Process Flow:

- ① Form p-well region.
- ② Dry etch moderately deep trench at borders of n- and p-regions.
- ③ Refill w/ polyimide.
- ④ Etch back to give a planar surface.

Fig. 1S.13


For $d_{trench} = 2.5 \mu m$, $w_{trench} = 1.6 \mu m \Rightarrow d = 2 \mu m$ (n+ to p+ spacing).

For $d_{trench} = 1.4 \mu m \Rightarrow d = 5.8 \mu m$

Main Application: prevent latchup and isolate n+ and p+ regions

Problem: Poly trench refill process does not allow trenches of varying widths

- \Rightarrow thus, this technique is really only useful for
- \Rightarrow must utilize another method to isolate devices in a common well




Deep, Narrow Trench and Refill

Fig. 1S.14

Process Flow:

→ need extremely high Si:mask selectivity

- ① Grow/deposit $\text{SiO}_2/\text{Si}_3\text{N}_4/\text{SiO}_2$ layer. → masking layer that must hold up to a deep RIE Si etch.
→ hard mask: minimizes undercutting when etching

② RIE etch the silicon.

- ⇒ key requirements:
 - (i) smooth, tapered sidewalls w/ $\sim 87^\circ$ angle → allows easier refill w/ no voids
 - (ii) high Si:mask selectivity and no undercutting of mask

(iii) undamaged sidewall → damage will induce leakage currents or inversion in MOS devices.

(iv) smooth trench bottom → minimizes stress-induced defects that can form after oxide growth

(v) trench depth should be uniform across the wafer and from wafer-to-wafer



Thus, for this etch:

(a) pattern the $\text{SiO}_2/\text{Si}_3\text{N}_4/\text{SiO}_2$ layer.

(b) remove native oxide over Si (HF dip) ← extremely important, since the RIE to be used will be have $S_{\text{Si}/\text{oxide}} = \text{huge} \approx 70$

↓ if not done, then can get

"grass": $\text{oxide} \leftarrow$ even small pieces can result in grass




⇒ eventually, oxide bits etched away → but grass stays.

(c) Etch using a high density ECR or inductively-coupled plasma \rightarrow high selectivity

\Rightarrow use "surface inhibitor" RIE chemistry (Cl_2) \rightarrow high etch rate

\hookrightarrow deposit polymer on sidewalls to prevent undercutting

\hookrightarrow also to promote tapered sidewalls:



\Rightarrow for trench uniformity across the wafer, must use only one width for trenches \rightarrow this is a major limitation.

(d) Change RIE to isotropic plasma etch at the bottom of trench \rightarrow for rounded, smooth corners

\hookrightarrow (SF_6 chemistry)


③ Grow 500\AA oxide \rightarrow removes Si damage caused by high energy ion bombardment during RIE trench etching.

④ LPCVD oxide \rightarrow thick for isolation, thin for capacitors


⑤ Refill trench w/ polysilicon.

4 stages:


(i) Initial conformal stage.



(ii) Seam-formation stage.



(iii) Seam-closure stage.



(iv) Cusp planarization stage.

⑥ Planarize: CMP a resist+etchback.

Advantages of Deep, Narrow Trench & Refill:

\rightarrow can get 1-um-wide trenches

\Rightarrow very high packing density due to small n⁺ to p⁺ separation, even on standard Si wafers

(i.e., don't need epi on heavily-doped substrate)

\Rightarrow can eliminate latch-up w/ epi on heavily-doped substrate

Problems: (i) Complexity \leftarrow major problem for isolation, but worth it for DRAMs.

(ii) only width allowable for uniform result


Selective Epitaxial Growth (SEG) Isolation

Fig. 15.15

Basic (Simplified) Process Flow:

- ① Grow thermal oxide over Si substrate.
- ② Pattern and RIE etch oxide down to Si to form active areas.
- ③ Channel-stop implant.
- ④ Fill trenches using SEG.
- ⑤ Process CMOS.

Advantages: (i) no bird's beak


(ii) E.O. thickness does not depend upon width of the space.

(iii) planar Si surface (except for facets — see below)

(iv) channel-stop implant removed from SD regions → less Cj

(v) can be used for all levels of isolation: latchup prevention as well as isolation between devices in the same tub.

(vi) can use contacts that fill up the drain & source (LOCOS no longer a limitation)


Drawbacks: (i) Facets

→ result in bad topography

Solution: CMP

(ii) Sharp corner effects → high E-field at corners → low Vt in these regions

→ increased leakage currents




- very high E-field!

Fig. 15.16

(iv) Leakage due to sidewall inversion \rightarrow solution: raise substrate-doping

(it'll have to be done anyway for submicron devices)



Advantages: ① C_J reduction \rightarrow faster devices!


② Much higher density possible → density limited by lithography and etching
(not by latchup, oxide encroachment, etc. ...)

③ Eliminates latchup

Disadvantages: ① Wafer cost \rightarrow but always getting cheaper w/ time.

② Poor silicon quality due to manufacture process of SOI wafers.

↙ ⇒ but the quality is getting much better!



- ① implant O_2^+
 - ② anneal to form SiO_2
 - ③ epit to increase usable Si thickness